

WHAT IS CLAIMED IS:

- 1 1. A signaling server disposed in a telecommunications
2 network, comprising:
3 a plurality of link shelves, each link shelf including a
4 plurality of line interface cards;
5 an administrator shelf including circuitry for controlling said
6 plurality of link shelves; and
7 a system timing generator disposed in said administrator
8 shelf for generating a system clock at a predetermined frequency based
9 a reference input, said system timing generator including circuitry for
10 producing a framed control signal;
11 at least one level of clock distribution modules coupled to
12 said system timing generator, each clock distribution module receiving
13 said system clock and said framed control signal, wherein at least one
14 clock distribution module comprises a rack-level clock distribution
15 module; and
16 a plurality of bus control modules coupled to said rack-level
17 clock distribution module, each bus control module interfacing with at
18 least a portion of said line interface cards for at least providing a copy of

19 said system clock to each of said line interface cards based on said
20 framed control signal.

1 2. The signaling server disposed in a telecommunications
2 network as set forth in claim 1, wherein said bus control module
3 comprises a decoder circuit for decoding said framed control signal.

1 3. The signaling server disposed in a telecommunications
2 network as set forth in claim 2, wherein said bus control module
3 comprises means for collecting status signals emanating from said line
4 interface cards and said decoder circuit comprises a Field Programmable
5 Gate Array (FPGA) circuit, and further wherein said status signals are
6 provided to said FPGA circuit as an input for generating a Time Division
7 Multiplexed framed status signal to be transmitted to said rack-level
8 clock distribution module.

1 4. The signaling server disposed in a telecommunications
2 network as set forth in claim 2, wherein said bus control module
3 comprises a clock selector for selecting a reference clock signal provided
4 by each of said line interface cards controlled by said bus control
5 module, and further wherein said reference clock signal comprises a
6 derived clock signal generated from a telecommunications signal
7 received at one of said line interface cards.

1 5. The signaling server disposed in a telecommunications
2 network as set forth in claim 2, wherein said bus control module
3 comprises a plurality of Phase Lock Loop (PLL) modules for generating
4 a plurality of clock signals based on one of said system clock and a local
5 time base.

6. A bus control module as a terminal stage in a multi-stage distribution system disposed in a signaling server operating as a Signal Transfer Point in a telecommunications network, comprising:

4 decoding circuitry to decode a framed control signal
5 received from an upstream stage of said multi-stage distribution system;

6 a status generator receiving a plurality of status signals from
7 at least one line interface card disposed on a bus segment and controlled
8 by said bus control module, said status generator for encoding said status
9 signals in a predetermined frame of a framed serial status bitstream based
10 on control data obtained from said framed control signal; and

11 a Phase Lock Loop (PLL) module to lock on an incoming
12 system clock signal received from said upstream stage of said multi-stage
13 distribution system, said PLL module generating a copy of said system
14 clock to be provided to said line interface card.

1 7. The bus control module as set forth in claim 6, further
2 comprising means to collect a plurality of alarms relating to at least one
3 hardware component disposed in said signaling server, and wherein said
4 alarms are multiplexed into said framed serial status bitstream by said
5 status generator.

1 8. The bus control module as set forth in claim 7, wherein said
2 hardware component comprises a fan assembly.

1 9. The bus control module as set forth in claim 7, wherein said
2 hardware component comprises a power supply unit.

1 10. The bus control module as set forth in claim 7, wherein said
2 hardware component comprises an Ethernet switch.

1 11. The bus control module as set forth in claim 6, further
2 comprising a reference clock selector for selecting a reference clock
3 signal provided by said line interface card, said reference clock signal
4 comprising a derived clock signal generated from a telecommunications
5 network signal received at said line interface card.

1 12. The bus control module as set forth in claim 11, wherein
2 said derived clock signal has a frequency of 8 KHz.

1 13. The bus control module as set forth in claim 11, wherein
2 said telecommunications network signal comprises a DS-0A signal.

1 14. The bus control module as set forth in claim 11, wherein
2 said telecommunications network signal comprises a Synchronous
3 Optical Network (SONET) signal.

1 15. The bus control module as set forth in claim 11, wherein
2 said telecommunications network signal comprises a T1 signal.

1 16. The bus control module as set forth in claim 11, wherein
2 said telecommunications network signal comprises an E1 signal.

1 17. The bus control module as set forth in claim 6, further
2 comprising a local time base operating as a standby clock source when
3 said incoming system clock signal received from said upstream stage of
4 said multi-stage distribution system is defective.

1 18. The bus control module as set forth in claim 6, wherein said
2 bus segment comprises a Compact Peripheral Component Interconnect
3 (CPCI) bus segment.

1 19. A bus control module disposed as a stage in a multi-stage
2 distribution system, comprising:

3 means for decoding a framed control signal received from
4 an upstream stage of said multi-stage distribution system; and

5 means for generating a framed serial status bitstream based
6 on control data obtained from said framed control signal, said framed
7 serial bitstream including status data from a plurality of line interface
8 cards disposed on a bus segment and controlled by said bus control
9 module, wherein said framed serial status bitstream is provided to said
10 upstream stage in a predetermined frame order.

1 20. The bus control module disposed as a stage in a multi-stage
2 distribution system as set forth in claim 19, further comprising means for
3 distributing a copy of an incoming system clock signal received from
4 said upstream stage to each of said line interface cards.

1 21. The bus control module disposed as a stage in a multi-stage
2 distribution system as set forth in claim 19, further comprising means for
3 selecting a reference clock from a plurality of reference clocks provided
4 by said line interface cards.

1 22. A bus control module disposed as a stage in a multi-stage
2 distribution system, comprising:

3 means for decoding a framed control signal received from
4 an upstream stage of said multi-stage distribution system; and

5 means for distributing a copy of an incoming system clock
6 signal received from said upstream stage to a plurality of line interface
7 cards disposed on a bus segment and controlled by said bus control
8 module.

1 23. The bus control module disposed as a stage in a multi-stage
2 distribution system as set forth in claim 22, further comprising means for
3 generating a framed serial status bitstream based on control data obtained
4 from said framed control signal, said framed serial bitstream including
5 status data from said line interface cards, wherein said framed serial
6 status bitstream is provided to said upstream stage in a predetermined
7 frame order.

PATENT APPLICATION
DOCKET NO.: 1285-0005
ALC-1125-00

1 24. The bus control module disposed as a stage in a multi-stage
2 distribution system as set forth in claim 22, further comprising means for
3 selecting a reference clock from a plurality of reference clocks provided
4 by said line interface cards.